Figure 4

A VHDL simulation using the Model Technology simulator. The windows open in the photo are used to display (clockwise, from upper left corner) the VHDL source code, control functions, variables, signals, a waveform-trace window for I/O signals and (center window) overall design structure.